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ABSTRACT 
Steep-slope β-Ga2O3 nano-membrane negative capacitance field-effect transistors (NC-FETs) are 
demonstrated with ferroelectric hafnium zirconium oxide in gate dielectric stack. Subthreshold 
slope less than 60 mV/dec at room temperature is obtained for both forward and reverse gate 
voltage sweeps with a minimum value of 34.3 mV/dec at reverse gate voltage sweep and 53.1 
mV/dec at forward gate voltage sweep at VDS=0.5 V. Enhancement-mode operation with threshold 
voltage ~0.4 V is achieved by tuning the thickness of β-Ga2O3 membrane. Low hysteresis of less 
than 0.1 V is obtained. The steep-slope, low hysteresis and enhancement-mode β-Ga2O3 NC-FETs 
are promising as nFET candidate for future wide bandgap CMOS logic applications. 
KEYWORDS: β-Ga2O3, wide bandgap, steep-slope, hafnium zirconium oxide, ferroelectric, 
negative capacitance 
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MAIN TEXT 
▪ INTRODUCTION 
High temperature solid-state devices and circuits are required for many applications such as 
aerospace, automotive, nuclear instrumentations and geothermal wells1,2. Silicon based 
complementary metal-oxide-semiconductor (CMOS) technology are not able to operate at such 
high temperatures, which is limited by its relatively small bandgap of 1.12 eV. CMOS circuits 
using wide bandgap semiconductors are promising in these high temperature logic applications. 
Monoclinic β-Ga2O3 is one of the promising candidates as n-type channel material because of its 
ultra-wide bandgap of 4.6-4.9 eV and high electron mobility of ~100 cm2/V∙s3-10. The ultra-wide 
bandgap can suppress the carrier distribution at the tail of Boltzmann distribution at high 
temperature. Meanwhile, β-Ga2O3 also has the advantage to have low-cost native bulk substrates 
that can be synthesized in large size through melt-grown Czochralski, edge defined film fed growth, 
and floating zone method11-16. To reduce the power consumption in wide bandgap CMOS logic 
circuits, enhancement-mode operation with threshold voltage (VT) greater than zero and small 
subthreshold slope (SS) are required, similarly to Si CMOS. Because enhancement-mode 
operation and small SS reduce both static leakage current and the supply voltage17. SS of metal-
oxide-semiconductor field-effect transistors (MOSFETs) is limited by the Boltzmann thermal 
distribution of electrons as 2.3 kBT/q, which is around 60 mV/dec at room temperature. SS would 
increase much more for conventional MOSFETs operated at high temperatures. Negative 
capacitance FETs (NC-FETs) have been proposed and attracted much attention to overcome this 
thermionic limit of SS18. In an NC-FET, an insulating ferroelectric material layer is inserted in the 
gate stack and serves as a negative capacitor so that channel surface potential can be amplified 
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more than the gate voltage, and hence the device can operate with SS less than 60 mV/dec at room 
temperature. Hafnium zirconium oxide (HZO) is a recently discovered CMOS compatible 
ferroelectric thin film insulator with the ability to maintain ferroelectricity with ultrathin physical 
thickness down to less than 2 nm19-23. Therefore, the integration of wide bandgap semiconductors 
and ferroelectric HZO can reduce the thermionic SS degradation at high temperatures and useful 
to reduce power consumption in high temperature logic applications. 
In this paper, we demonstrate β-Ga2O3 NC-FETs with ferroelectric hafnium zirconium oxide in 
gate dielectric stack. Subthreshold slope less than 60 mV/dec at room temperature is obtained for 
both forward and reverse gate voltage (VGS) sweeps with a minimum value of 34.3 mV/dec at 
reverse gate voltage sweep and 53.1 mV/dec at forward gate voltage sweep at VDS=0.5 V. 
Enhancement-mode operation is achieved by tuning the thickness of β-Ga2O3 with VT of 0.47 V 
for forward gate voltage sweep, VT of 0.38 V for reverse gate voltage sweep and a low hysteresis 
less than 0.1 V.  
▪ EXPERIMENTS 
Fig. 1(a) shows the schematic diagram of β-Ga2O3 NC-FETs, which consists of 86 nm thick β-
Ga2O3 nano-membrane as the channel, 3 nm amorphous aluminum oxide (Al2O3) layer and 20 nm 
polycrystalline HZO layer as the gate dielectric, heavily n-doped (n++) silicon substrate as the gate 
electrode and Ti/Au source/drain as the metal contacts. The silicon substrate was firstly cleaned 
by RCA standard cleaning and diluted HF dip, to remove organic, metallic contaminants, particles 
and unintentional oxides, followed deionized water rinse and drying. The substrate was then 
transferred to an atomic layer deposition (ALD) chamber to deposit 20 nm Hf1−xZrxO2 film at 
250 °C, using [(CH3)2N]4Hf (TDMAHf), [(CH3)2N]4Zr (TDMAZr), and H2O as the Hf precursor, 
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Zr precursor, and oxygen precursor, respectively. The Hf1−xZrxO2 film with x = 0.5 was achieved 
by controlling HfO2:ZrO2 cycle ratio to be 1:1. To encapsulate the Hf1−xZrxO2 film, 3 nm Al2O3 
was subsequently in-situ deposited by using Al(CH3)3 (TMA) and H2O as precursors at the same 
250 oC, to prevent the degradation of HZO by the reaction with moisture in air. The amorphous 
Al2O3 layer is also used for capacitance matching and gate leakage current reduction.  The 
importance of this interfacial Al2O3 layer on capacitance matching is discussed in detail in Ref. 23. 
A rapid thermal annealing (RTA) in nitrogen ambient was then performed for 1 minute at 500 oC 
to enhance the ferroelectricity23. Thin β-Ga2O3 nano-membrane was mechanically exfoliated and 
transferred to the Al2O3/HZO/n++ Si substrate from a (-201) β-Ga2O3 bulk substrate with Sn 
doping concentration of 2.7×1018 cm−3 (Determined by C-V measurement7). Source and drain 
regions were defined by electron-beam lithography using ZEP520A as e-beam resist. Ar plasma 
bombardment for 30 s was then applied to generate oxygen vacancies to enhance the surface n-
type doping for the reduction of the contact resistance, followed by Ti/Au (30/60 nm) electron-
beam evaporation and lift-off processes. Fig. 1(b) shows the false-color scanning electron 
microscope (SEM) image of the fabricated β-Ga2O3 NC-FETs with 4 different channel lengths on 
the same membrane, capturing the β-Ga2O3 membrane and the Ti/Au electrodes. Fig. 1(c) shows 
the cross-sectional TEM image of the HZO/Al2O3 gate stack. All device electrical 
characterizations were carried out at room temperature with a Keysight B1500 Semiconductor 
Parameter Analyzer and a Cascade Summit probe station. 
▪ RESULTS AND DISCUSSION 
Fig. 2(a) shows the polarization versus voltage hysteresis loop (P-V) for TiN/20 nm HZO/TiN 
capacitor at different annealing temperatures. The P-V shows clear dielectric to ferroelectric 
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transition of HZO after annealing, while the P-V shows weak dependence on annealing 
temperature above 400 oC. The metal-insulator-metal (MIM) capacitors are used for Landau 
coefficients (α, β, γ) extraction for ferroelectric HZO layer only. Fig. 2(b) shows the polarization 
versus voltage (P-V) characteristics for n++ Si/20 nm HZO/3 nm Al2O3/Ni stack (the same gate 
stack of the β-Ga2O3 NC-FETs) annealed at 450 oC at different voltage sweep ranges. The P-V 
shows clear ferroelectric hysteresis loop. The P-V characteristics of a thin film ferroelectric 
insulator can be modeled using Landau-Khalatnikov (L-K) equation18. The L-K equation for P-V 
can be expressed as 𝑉𝑓 = 2𝛼𝑡𝑓𝑃 + 4𝛽𝑡𝑓𝑃
3 + 6𝛾𝑡𝑓𝑃
5 + 𝜌𝑡𝑓
𝑑𝑃
𝑑𝑡
, where Vf is the voltage across the 
ferroelectric insulator, P is the polarization charge, tf is the thickness of the ferroelectric insulator, 
α/β/γ are the Landau coefficients and ρ is an equivalent damping constant of the ferroelectric 
insulator. Landau coefficients are extracted directly from the P-V characteristics in Fig. 2(a) on 
ferroelectric HZO after annealing23. The Landau coefficients are extracted by fitting to 
experimental data using L-K equation (assuming dP/dt=0 for static P-V measurement) to be α=-
1.911108 m/F, β=4.32109 m5/F/coul2, and γ=0 m9/F/coul4, as shown in Fig. 2(c). Note that the 
P-V calculated from L-K equation shows S-shape where the negative dP/dV is the negative 
capacitance, as shown in Fig. 2(c). However, this negative dP/dV cannot be observed from 
experimental P-V (Fig. 2(a) and Fig. 2(b)) because of the negative capacitance state is unstable, 
which leads to the hysteresis in real experimental P-V measurement. Energy (U) versus charge (Q) 
is plotted based on experimental Landau coefficients and calculation using L-K equations as in 
Fig. 2(d). The negative second order derivative (d2U/dQ2) also indicates the existence of negative 
capacitance. The energy of ferroelectric capacitor tends to stay at the local minimums of the U-Q 
so that the negative capacitance (where d2U/dQ2<0) is unstable. As a result, NC-FETs may exhibit 
large hysteresis if the unstable negative capacitance effect is too strong. The key design for the β-
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Ga2O3 NC-FETs in this work is to stabilize the unstable negative capacitance by matching the 
capacitance of Al2O3 layer (Cox) and the depletion capacitance (CD) in β-Ga2O3 layer with the 
capacitance of the ferroelectric HZO layer (CFE). Therefore, low hysteresis and sub-60 mV/dec 
subthreshold slope at room temperature can be achieved at the same time. 
Fig. 3(a) shows the normalized ID-VGS characteristics in log scale of a β-Ga2O3 NC-FET. The back-
gate bias is swept from -0.4 V to 2 V in 40 mV per step while the drain voltage (VDS) is biased at 
0.1 V, 0.5 V and 0.9 V. The whole sweep takes roughly 1 minute. This device has a channel length 
(Lch) of 0.5 μm and channel thickness (Tch) of 86 nm, measured by atomic force microscopy (AFM). 
This particular thickness is chosen to tune the VT slightly above zero. If the channel is too thick, 
VT is negative so that the device becomes depletion-mode while if the channel is too thin, the 
conducting current is very small10. The typical range of physical width of these nano-membrane 
devices is 0.3∼1 μm, determined by scanning electron microscopy (SEM) for the normalization of 
drain current. The ID-VGS characteristics were measured in bi-direction both forwardly (VGS from 
low to high) and reversely (VGS from high to low). SS is extracted as a function of ID for both 
forward sweep (SSmin,For) and reverse sweep (SS min,Rev) at various VDS. Fig. 3(b)-(d) show the SS-
ID characteristics extracted from Fig. 3(a) at VDS=0.1 V, 0.5 V and 0.9 V, respectively. The device 
exhibits SSmin,For=57.2 mV/dec, SSmin,Rev=41.0 mV/dec at VDS=0.1 V, SSmin,For=53.1 mV/dec, 
SSmin,Rev=34.3 mV/dec at VDS=0.5 V, and SSmin,For=55.0 mV/dec, SSmin,Rev=34.4 mV/dec at 
VDS=0.9 V. SS below 60 mV/dec at room temperature is demonstrated for both forward and reverse 
gate voltage sweeps even at relatively high VDS. Ga2O3 MOSFETs with 15 nm Al2O3 as gate 
dielectric exhibit minimum SS=118.8 mV/dec, as shown in supplementary section 1. SS-ID 
characteristics at different VDS are similar; slightly better at high VDS due to the larger impact of 
Schottky barrier at lower VDS. Because of the large bandgap of β-Ga2O3, the band-to-band 
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tunneling current at high VDS is suppressed.  
Fig. 4(a) shows the ID-VGS characteristics in linear scale of the same β-Ga2O3 NC-FET as in Fig. 
3. VT is extracted by linear extrapolation at VDS=0.1 V for both forward and reverse gate voltage 
sweeps. VT in forward gate voltage sweep (VT,For) is extracted to be 0.47 V while VT in reverse 
gate voltage sweep (VT,Rev) is 0.38 V. Hence, enhancement-mode operation with VT greater than 
zero for both forward and reverse gate voltage sweeps is demonstrated. A negligible hysteresis is 
obtained for both on-state (high VGS, as shown in Fig. 4(a)) and off-state (low VGS, as shown in 
Fig. 3(a)), except that when VGS is near the threshold voltage region. At the threshold voltage, low 
hysteresis is achieved to be 90 mV, calculated by using |VT,Rev-VT,For|. Note that this hysteresis is 
negative if we don’t take the absolute value because of the gate voltage induced polarization charge 
inside the ferroelectric HZO. This is in stark contrast to the conventional hysteresis from 
MOSFETs with interface and oxide traps, where hysteresis is usually positive because of charge 
trapping in the defect states. The hysteresis of NC-FETs generally comes from two origins. The 
one is from the unstable negative capacitance state in ferroelectric insulator (d2UFE/dQ
2<0). This 
hysteresis can be completely removed by well-matched capacitances (CFE, Cox and CD) so that 
d2(UFE+Uox+UD)/dQ
2 is greater than zero for all Q for total capacitance to remove the unstable 
negative capacitance state. The stability condition (static non-hysteretic condition) for the 20 nm 
HZO/3 nm Al2O3 has been confirmed to be fulfilled in Ref. 23 so that it is not the origin of the 
hysteresis in the β-Ga2O3 NC-FETs in this work. The second origin of the hysteresis is a dynamic 
effect of measurement because of the ferroelectric dumping factor (ρ) in dynamic L-K equations24, 
which can explain the hysteresis measured in the β-Ga2O3 NC-FETs in this work. Fig. 4(b) shows 
the ID-VDS characteristics of the same β-Ga2O3 NC-FET with VGS from -0.5 V to 2.5 V in 0.5 V 
step and VDS swept from 0 V to 2 V. A linear current-voltage relationship at low VDS shows a 
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relatively good contact property at metal/β-Ga2O3 interface. The relative low drain current in this 
work, compared to Ref. 10, is not clear. The interface situation of β-Ga2O3 on HZO gate stack 
seems very different from that on SiO2 in Ref. 10. The requirement of thick β-Ga2O3 membrane 
(60 nm ~ 80 nm) to observe β-Ga2O3 enhancement-mode operation indicates the significant 
interface traps and surface depletion exhibit. Although the exact mechanism why the interface 
traps do not affect steep-slope observation on β-Ga2O3 NC-FETs is not clear at this moment, we 
suspect that it is related to the ultra-wide bandgap of β-Ga2O3. 
▪ CONCLUSION 
Steep-slope β-Ga2O3 negative capacitance field-effect transistors are demonstrated with 
ferroelectric HZO in gate dielectric stack. SS less than 60 mV/dec at room temperature is obtained 
for both forward and reverse gate voltage sweeps with a minimum value of 34.3 mV/dec at reverse 
gate voltage sweep and 53.1 mV/dec at forward gate voltage sweep at VDS=0.5 V. Enhancement-
mode operation with threshold voltage ~0.4 V is achieved by tuning the thickness of β-Ga2O3 
membrane. And a low hysteresis less than 0.1 V is obtained.  The steep-slope, low hysteresis and 
enhancement-mode β-Ga2O3 NC-FETs are promising nFET candidate for future wide bandgap 
CMOS logic applications. 
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Figure captions 
Figure 1 (a) Schematic view of β-Ga2O3 NC-FETs. The gate stack includes the heavily n-doped 
Si as gate electrode, 20 nm HZO as ferroelectric insulator, 3 nm Al2O3 as capping layer. 30 nm 
Ti/60 nm Au are used as source/drain electrodes. 86 nm Sn doped n-type β-Ga2O3 is used as 
channel. (b) Top-view false-color SEM image of representative β-Ga2O3 NC-FETs on the same 
membrane with different channel lengths. (c) Cross-sectional view of HZO/Al2O3 gate stack, 
capturing the polycrystalline HZO and the amorphous Al2O3. 
Figure 2 (a) Polarization versus voltage characteristics for TiN/20 nm HZO/TiN capacitor at 
different annealing temperature. The P-V shows clear dielectric to ferroelectric transition after 
annealing. (b) Polarization versus voltage characteristics for 20 nm HZO/3 nm Al2O3 stack 
annealed at 450 oC at different voltage sweep ranges. (c) Landau coefficients extracted from Fig. 
2(a) and the corresponding P-V. (4) Energy versus charge based on experimental Landau 
coefficients in Fig. 3(c). The negative second order derivative (d2U/dQ2) indicates the existence of 
negative capacitance. 
Figure 3 (a) ID-VGS characteristics in log scale of a β-Ga2O3 NC-FET. This device has a channel 
length of 0.5 μm and channel thickness of 86 nm. SS versus ID characteristics of the same device 
in Fig. 3(a) at (b) VDS=0.1 V, (c) VDS=0.5 V, and (d) VDS=0.9 V. SS below 60 mV/dec at room 
temperature is demonstrated for both forward and reverse gate voltage sweeps. 
Figure 4 (a) ID-VGS characteristics in linear scale of the same β-Ga2O3 NC-FET as in Fig. 3. VT is 
extracted by linear extrapolation at VDS=0.1 V for both forward and reverse sweeps. (a) ID-VDS 
characteristics of the same β-Ga2O3 NC-FET as in Fig. 3. 
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Figure 1. 
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Figure 2. 
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Figure 3. 
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Figure 4. 
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1. Ga2O3 MOSFET with 15 nm Al2O3 as gate dielectric 
 
 Ga2O3 MOSFETs with 15 nm Al2O3 only as gate dielectric are fabricated to compare with 
Ga2O3 NC-FETs. Fig. S1(a) shows the ID-VGS characteristics of a representative Ga2O3 MOSFETs 
measured at VDS=1 V. Fig. S2(b) shows the SS versus ID characteristics of the same devices with 
minimum SS=118.8 mV/dec. 
 
 
 
Figure S1. (a) ID-VGS characteristics in log scale of a β-Ga2O3 MOSFET. This device has a channel length of 1 μm. 
(b) SS versus ID characteristics of the same device in Fig. S1(a) at VDS=1 V. 
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